

EAST Search History

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	53	703/22.ccls. and @pd>"20080101"	US-PGPUB; USPAT; EPO; DERWENT	OR	OFF	2008/07/02 10:58
L2	22	(golden adj reference) and (hdl or verilog or vhdl or rtl) and @ad<"20031001"	US-PGPUB; USPAT; EPO; DERWENT	OR	OFF	2008/07/02 11:09
L3	9	(pli or (program\$4 adj language adj interface\$1)) and (ISS or (instruction adj set adj simulat\$5)) and (rtl or hdl or verilog or vhdl) and @ad<"20031001"	US-PGPUB; USPAT; EPO; DERWENT	OR	OFF	2008/07/02 11:13

EAST Search History

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L4	1	((simulation adj design) and (reference adj value)).clm.	US-PGPUB	OR	OFF	2008/07/02 11:37
L5	0	((programming adj language adj interface) and (reference adj value)).clm.	US-PGPUB	OR	OFF	2008/07/02 11:38
L6	0	((PLI) and (reference adj value)).clm.	US-PGPUB	OR	OFF	2008/07/02 11:38


[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alerts](#) | [Purchase History](#) |

Welcome United States Patent and Trademark Office

[Search Results](#)
[BROWSE](#)
[SEARCH](#)
[IEEE XPLORE GUIDE](#)

Results for "((iss<and>pli)<and>(hdl or verilog or rtl or vhdl)) <and> (pyr >= 1913 <and>..."

Your search matched 14 of 1827399 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by **Relevance** in **Descending** order.

» Search Options

[View Session History](#)
[New Search](#)

» Key

IEEE JNL IEEE Journal or Magazine

IET JNL IET Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IET CNF IET Conference Proceeding

IEEE STD IEEE Standard

Modify Search

☐ Check to search only within this results set
Display Format: ☒ Citation ☐ Citation & Abstract

IEEE/ET

Books

Educational Courses

A

IEEE/ET Journals, transactions, letters, magazines, conference proceedings, and

- ☐ **1. Software development in a hardware simulation environment**
 Schneider, B.; Yogev, E.;
Design Automation Conference Proceedings 1996, 33rd
 3-7 June 1996 Page(s):684 - 689
 AbstractPlus | Full Text: PDF(452 KB) IEEE CNF
[Rights and Permissions](#)
- ☐ **2. Core design and system-on-a-chip integration**
 Rincon, A.M.; Cherichetti, G.; Monzel, J.A.; Stauffer, D.R.; Trick, M.T.;
Design & Test of Computers, IEEE
 Volume 14, Issue 4, Oct.-Dec. 1997 Page(s):26 - 35
 Digital Object Identifier 10.1109/54.632878
 AbstractPlus | Full Text: PDF(228 KB) IEEE JNL
[Rights and Permissions](#)
- ☐ **3. A dynamic random instruction and stimulus generation for functional ve processor**
 Liang Zhongshu; Yan Xiaolang; Wang Jiebing; Xu Zhihan;
ASIC, 2003. Proceedings. 5th International Conference on
 Volume 1, 21-24 Oct. 2003 Page(s):459 - 462 Vol.1
 Digital Object Identifier 10.1109/ICASIC.2003.1277585
 AbstractPlus | Full Text: PDF(264 KB) IEEE CNF
[Rights and Permissions](#)
- ☐ **4. A hardware-software co-simulator for embedded system design and det**
 Ghosh, A.; Bershteyn, M.; Casley, R.; Chien, C.; Jain, A.; Lipsie, M.; Tarroday
Design Automation Conference, 1995. Proceedings of the ASP-DAC '95/CHC
 International Conference on Hardware Description Languages; IFIP Internatic
 Large Scale Integration, Asian and South Pacific
 29 Aug.-1 Sept. 1995 Page(s):155 - 164
 Digital Object Identifier 10.1109/ASPDAC.1995.486217
 AbstractPlus | Full Text: PDF(1260 KB) IEEE CNF
[Rights and Permissions](#)


[Web](#) [Images](#) [Video](#) [News](#) [Maps](#) [more »](#)

iss pli hdl verification

1990

- 2003

 Ad
Sc
Sc

Scholar All articles - **Recent articles** Results **1 - 10** of about **29** for **iss pli hdl verification**. (0.56 sec

Verification of a microprocessor using real world applications - all 14 versions »

 YS Chang, S Lee, IC Park, CM Kyung - Annual ACM IEEE Design Automation Conference: Proceedings of ..., 1999 - [ieeexplore.ieee.org](#)

 ... In the environment, **ISS** and **HDL** simulator communicate ... is built using the standard IPC library and the Verilog Program Language Interface (**PLI**) li- brary. ...

 Cited by 12 - [Related Articles](#) - [Web Search](#) - [BL Direct](#)
Current status and challenges of SoC verification for embedded systems market - all 3 versions »

 W Yang, MK Chung, CM Kyung - SOC Conference, 2003. Proceedings. IEEE International [..., 2003 - [ieeexplore.ieee.org](#)

 ... using suitable Interfaces such as **PLI**, **VPI**, **FLI** ... Integration with existing **HDL** design tools and flexible API ... set simulafor (**ISS**) Interpretive **ISS** executes the ...

 Cited by 8 - [Related Articles](#) - [Web Search](#)
Verification of configurable processor cores - all 10 versions »

 M Puig-Medina, G Ezer, P Konas - Annual ACM IEEE Design Automation Conference: Proceedings of ..., 2000 - [doi.ieeeecomputersociety.org](#)

 ... the other hand, describes the complete **HDL** hierarchy path ... peripherals, and system memory through **PLI** calls. ... **ISS** Coverage Coverage Target AVP+MVP RTPG VSG Total ...

 Cited by 18 - [Related Articles](#) - [Web Search](#) - [BL Direct](#)
book: System-On-A-Chip Verification: Methodology and Techniques - all 2 versions »

 P Rashinkar, P Paterson, L Singh - 2001 - [books.google.com](#)

 ... 18 1.3.5 Physical **Verification** 18 1.3.6 Device Test 18 1.4 Testbench Creation 19 1.4. 1 Testbench in **HDL** 20 1.4.2 Testbench in **PLI** 20 1.4.3 Waveform-based 20 ...

 Cited by 104 - [Related Articles](#) - [Web Search](#)
A transaction-based unified simulation/emulation architecture forfunctional verification - all 12 versions »

 M Kudlugi, S Hassoun, C Selvidge, D Pryor - Design Automation Conference, 2001. Proceedings, 2001 - [ieeexplore.ieee.org](#)

 ... **verification** engines (netlist, RTL, or **ISS** simulators and ... provided considerable speedups over simulation using **PLI**. ... engines (Compiled C & **HDL** simulators, and ...

 Cited by 20 - [Related Articles](#) - [Web Search](#)
Hardware/Software Co-Verification: Models and Methods - all 2 versions »

 IE Benbour, M Abid, R Tourki - Systems Analysis Modelling Simulation, 2002 - [informaworld.com](#)

 ... C' Instruction Set Simulators (**ISS**) fre- quently ... language" **VHDL** attributes (or **PLI** for Verilog). ... Comparatively to full **HDL** models, distributed models ...

[Related Articles](#) - [Web Search](#) - [BL Direct](#)
A Transaction Based Unified Simulation/Emulation Architecture for Functional Verification

 C Selvidge, M Kudlugi, S Hassoun, D Pryor - Proceedings of the 38th Design Automation Conference, 2001 - [ieeexplore.ieee.org](#)

 ... **verification** engines (netlist, RTL, or **ISS** simulators and ... provided considerable speedups over simulation using **PLI**. ... engines (Compiled C & **HDL** simulators, and ...

[Web Search](#)


[Web](#) [Images](#) [Video](#) [News](#) [Maps](#) [more »](#)

iss pli verilog verification

1990

- 2003

 Ad
Sc
Sc

Scholar All articles - Recent articles Results 1 - 10 of about 21 for **iss pli verilog verification**. (0.21

Verification of a microprocessor using real world applications - all 14 versions »

 YS Chang, S Lee, IC Park, CM Kyung - Annual ACM IEEE Design Automation Conference: Proceedings of ..., 1999 - [ieeexplore.ieee.org](#)

 ... built using the standard IPC library and the **Verilog** Program Language Interface (PLI) li- brary. ... tion for consistency checking from the **ISS** and adjusts ...

 Cited by 12 - [Related Articles](#) - [Web Search](#) - [BL Direct](#)
Software development in a hardware simulation environment - all 10 versions »

 B Schneider, E Yogev - Annual ACM IEEE Design Automation Conference: Proceedings of ..., 1996 - [doi.ieeeecomputersociety.org](#)

 ... in "C" and implemented as a **PLI** code which is ... It is implemented as a **Verilog** stub which is ... the API to the target processor instruction set simulator (**ISS**). ...

 Cited by 17 - [Related Articles](#) - [Web Search](#) - [BL Direct](#)
Verification of configurable processor cores - all 10 versions »

 M Puig-Medina, G Ezer, P Konas - Annual ACM IEEE Design Automation Conference: Proceedings of ..., 2000 - [doi.ieeeecomputersociety.org](#)

 ... and industry standard tools such as **Verilog** and **VHDL** ... generators, peripherals, and system memory through **PLI** calls ... **ISS** Coverage Coverage Target AVP+MVP RTPG VSG ...

 Cited by 18 - [Related Articles](#) - [Web Search](#) - [BL Direct](#)
book: System-On-A-Chip Verification: Methodology and Techniques - all 2 versions »

 P Rashinkar, P Paterson, L Singh - 2001 - [books.google.com](#)

 ... Level **Verification** 69 3.3 Block Details of the Bluetooth SOC 70 3.3.1 Arbiter 71 3.3.2 Arbiter Testbench 77 3.3.2.1 **Verilog** Testbench 77 3.3.2.2 **PLI** Testbench ...

 Cited by 104 - [Related Articles](#) - [Web Search](#)
A transaction-based unified simulation/emulation architecture for functional verification - all 12 versions »

 M Kudlugi, S Hassoun, C Selvidge, D Pryor - Design Automation Conference, 2001. Proceedings, 2001 - [ieeexplore.ieee.org](#)

 ... Synchronization between different **verification** engines (netlist, RTL, or **ISS** simulators and ... **PLI** provides a mecha- nism to Interface **Verilog** programs with ...

 Cited by 20 - [Related Articles](#) - [Web Search](#)
Current status and challenges of SoC verification for embedded systems market - all 3 versions »

 W Yang, MK Chung, CM Kyung - SOC Conference, 2003. Proceedings. IEEE International [..., 2003 - [ieeexplore.ieee.org](#)

 ... language using suitable interfaces such as **PLI**, **VPI**, **FLI** ... enhance the performance of the **ISS**, compiled code ... existing languages in academia, with **Verilog** and **VHDL** ...

 Cited by 8 - [Related Articles](#) - [Web Search](#)
Hardware/Software Co-Verification: Models and Methods - all 2 versions »

 IE Bannour, M Abid, R Tourki - Systems Analysis Modelling Simulation, 2002 - [informaworld.com](#)

 ... these models are the 'C' Instruction Set Simulators (**ISS**) fre- quently ... through the "foreign language" **VHDL** attributes (or **PLI** for **Verilog**). ...

 Related Articles - [Web Search](#) - [BL Direct](#)


[Web](#) [Images](#) [Video](#) [News](#) [Maps](#) [more »](#)

iss pli rtl verification

1990

- 2003

Search

Ad
Sc
Sc
Scholar All articles - **Recent articles** Results 1 - 10 of about 27 for **iss pli rtl verification** (0.21 seco

Verification of a microprocessor using real world applications - all 14 versions »

YS Chang, S Lee, IC Park, CM Kyung - Annual ACM IEEE Design Automation Conference: Proceedings of ..., 1999 - [ieeexplore.ieee.org](#)

... **PLI Processor (ISS)** ... It shows the concurrent execution of the **ISS** and the target design under the automatic consistency check. ... **A C-Based RTL Design Verification** ...

Cited by 12 - [Related Articles](#) - [Web Search](#) - [BL Direct](#)

Verification of configurable processor cores - all 10 versions »

M Puig-Medina, G Ezer, P Konas - Annual ACM IEEE Design Automation Conference: Proceedings of ..., 2000 - [doi.ieeecomputersociety.org](#)

... the flow of data between the **RTL** and Vera ... error generators, peripherals, and system memory through **PLI** calls ... **ISS Coverage Coverage Target AVP+MVP RTPG VSG Total** ...

Cited by 18 - [Related Articles](#) - [Web Search](#) - [BL Direct](#)

... dynamic random instruction and stimulus generation for functional verification of embedded processor

L Zhongshu, Y Xiaolang, W Jiebing, X Zhihan - ASIC, 2003. Proceedings. 5th International Conference on, 2003 - [ieeexplore.ieee.org](#)

... Dynamic Random Instruction Generation (DRIG), **PLI**, DUT. Instruction Set Simulator (**ISS**) | Introduction The complexity of ... as the input to both the **RTL** and the ...

Cited by 1 - [Related Articles](#) - [Web Search](#)

A transaction-based unified simulation/emulation architecture for functional verification - all 12 versions »

M Kudluri, S Hassoun, C Selvidge, D Pryor - Design Automation Conference, 2001. Proceedings, 2001 - [ieeexplore.ieee.org](#)

... **verification engines** (netlist, **RTL**, or **ISS** simulators and ... Thus, the Primitives through the **PLI** calls maintain ... level communication between the User **RTL** code and ...

Cited by 20 - [Related Articles](#) - [Web Search](#)

Current status and challenges of SoC verification for embedded systems market - all 3 versions »

W Yang, MK Chung, CM Kyung - SOC Conference, 2003. Proceedings. IEEE International [..., 2003 - [ieeexplore.ieee.org](#)

... Another approach allows debugging in **RTL** while running gate ... using suitable interfaces such as **PLI**, **VPI**, **FLI** ... set simulator (**ISSJ** Interpretive **ISS** executes the ...

Cited by 8 - [Related Articles](#) - [Web Search](#)

book System-On-A-Chip Verification: Methodology and Techniques - all 2 versions »

P Rashinkar, P Paterson, L Singh - 2001 - [books.google.com](#)

... 1 Testbench in HDL 20 1.4.2 Testbench in **PLI** 20 1.4.3 Waveform-based ... 22 1.5 2 Testbench Migration from **RTL** to Netlist 22 1.6 **Verification Languages** 23 ...

Cited by 104 - [Related Articles](#) - [Web Search](#)

A Transaction Based Unified Simulation/Emulation Architecture for Functional Verification

C Selvidge, M Kudluri, S Hassoun, D Pryor - Proceedings of the 38th Design Automation Conference, 2001 - [ieeexplore.ieee.org](#)

... **verification engines** (netlist, **RTL**, or **ISS** simulators and ... Thus, the Primitives through